TABLE OF CONTENTS (TOC)

Facile Fabrication of All-SWNT Field-Effect Transistors

Shinya Aikawa^{1,2}, Rong Xiang^{1,†}, Erik Einarsson^{1,3}, Shohei Chiashi¹, Junichiro Shiomi¹, Eiichi Nishikawa², and Shigeo Maruyama¹*

¹ The University of Tokyo, Japan

² Tokyo University of Science, Japan

³ Global Center of Excellence for Mechanical Systems Innovation, The University of Tokyo, Japan

.

[†] Present address: Sun Yat-Sen University, China

Page Numbers. The font is ArialMT 16 (automatically inserted by the publisher)

Shigeo Maruyama, http://www.photon.t.u-tokyo.ac.jp/



We fabricated field-effect transistors (FETs) using as-grown single-walled carbon nanotubes for the channel as well as both electrodes. The resulting FETs exhibited I_{ON}/I_{OFF} ratios exceeding 10^6 and a maximum ON-state current of more than 13 μ A.

Facile Fabrication of All-SWNT Field-Effect Transistors

Shinya Aikawa^{1,2}, Rong Xiang^{1,†}, Erik Einarsson^{1,3}, Shohei Chiashi¹, Junichiro Shiomi¹, Eiichi Nishikawa², and Shigeo Maruyama¹(\boxtimes)

¹ Department of Mechanical Engineering, The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113-8656, Japan

² Department of Electrical Engineering, Tokyo University of Science, 1-3 Kagurazaka, Shinjuku-ku, Tokyo 162-8601, Japan

³ Global Center of Excellence for Mechanical Systems Innovation, The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113-8656, Japan

[†] Present address: HKUST-SYSU Joint Laboratory of Nano Materials and Technology, State Key Laboratory of Optoelectronic Materials and Technologies, School of Physics and Engineering, Sun Yat-Sen University, Guangzhou 510275, China

Received: day month year / Revised: day month year / Accepted: day month year (automatically inserted by the publisher) © Tsinghua University Press and Springer-Verlag Berlin Heidelberg 2011

ABSTRACT

We fabricated field-effect transistors (FETs) using as-grown single-walled carbon nanotubes (SWNTs) for the channel as well as both source and drain electrodes. The underlying Si substrate was employing as the back-gate electrode. Fabrication consisted of patterned catalyst deposition by surface modification followed by dip-coating and synthesis of SWNTs by alcohol chemical vapor deposition (CVD). The electrodes and channel were grown simultaneously in one CVD process. The resulting FETs exhibit excellent performance, with an I_{ON}/I_{OFF} ratio of 10⁶ and a maximum ON-state current (I_{ON}) exceeding 13 μ A. The large I_{ON} is attributed to SWNT bundles connecting the SWNT channel with the SWNT electrodes. Bundling creates a large contact area, which results in a small contact resistance despite the presence of Schottky barriers at metallic-semiconducting interfaces. The approach described here demonstrates a significant step toward the realization of metal-free electronics.

KEYWORDS

Single-walled carbon nanotube, Field-effect transistor, Patterned synthesis, Self-assembled monolayer, Schottky barrier, Interfacial dipole

1. Introduction

Very impressive numbers have been reported for carbon nanotube field-effect transistors (CNT-FETs), particularly those utilizing a single-walled carbon nanotube (SWNT) as the channel. With a field-effect mobility as high as 79,000 cm² V⁻¹ s⁻¹ [1], an I_{ON}/I_{OFF} ratio of more than 10⁶ [2], a very low subthreshold slope of 60 mV/decade [3-5], and quasi-ballistic transport in short channels [6], SWNTs are one of the

Address correspondence to Shigeo Maruyama, maruyama@photon.t.u-tokyo.ac.jp

most attractive materials for future electronic applications [7,8]. Fabrication of devices that exhibit properties of single-channel CNT-FETs, however, is complicated and time-consuming. In addition, the maximum ON-state current (I_{ON}) is limited in several μ A, which is significantly low. The I_{ON} can be increased by using a two-dimensional random network SWNT channel [9], but this would sacrifice the interesting properties that arise from the one-dimensional SWNT structure.

Kocabas et al. fabricated FETs employing source and drain electrodes consisting of random SWNT networks and horizontally aligned SWNT channels in a single chemical vapor deposition (CVD) step [10]. They achieved an ION/IOFF ratio of ~103, but the relatively small (sub-µA) ION is possibly due to the low-density SWNT electrode, which provides higher sheet resistance. Recently, FETs utilizing CNTs as both electrodes and channel were also realized by Zhou et al. [11]. They demonstrated this using two CVD steps, synthesizing vertically aligned CNT electrodes in the first step, followed by horizontally aligned SWNTs to act as FET channels in a second step. Due to the large number of SWNT channels the performance achieved thus far is considerably lower than required for feasible FETs but these simple approaches have high practicability. Furthermore, such all-CNT devices will conceivably be flexible without degradation of their electrical properties [12,13], and are promising for the realization of metal-free electronics.

The use of CNTs as electrodes is expected to provide good contact with an SWNT channel [14,15]. In the case of graphene electrodes, excellent electrical contact to the SWNT channels can be achieved because their atomic structures are essentially the same [16]. Kaskela *et al.* also reported that the sheet resistance of an SWNT film can be decreased by increasing the length of SWNT bundles because of the large contact area [17]. If a bundle is formed between the SWNT channel and SWNT electrode, the contact resistance can be reduced and the output current should increase. Another advantage for the use of CNT electrodes is that established techniques for patterned growth of CNTs [18-21] will be directly available for electronic device fabrication.

Here we describe an all-SWNT FET fabrication process by which vertically aligned SWNT

(VA-SWNT) electrode structures and in-plane SWNT channels can be simultaneously synthesized in one CVD process on a Si substrate acting as the back-gate electrode. The electrical properties of the as-grown SWNT-FETs could be immediately characterized, with no post-processing required, and exhibited *I*oN exceeding 10 μ A with *I*oN/*I*OFF ratios of more than 10⁶.

2. Results and discussion

2.1 Device Fabrication

We recently reported site-selective growth of SWNTs by fabricating hydrophobic and hydrophilic regions on a Si substrate using a self-assembled monolayer (SAM) [22]. Although SWNTs can be locally synthesized for device fabrication by conventional lithography techniques [23,24], such procedures require many steps and catalyst materials are limited to those compatible with a dry deposition process. Our novel method eliminates the development and lift-off steps [22], and is an easily scalable wet method for localized catalyst deposition. Furthermore, dip-coating is considerably simpler and more cost-effective than electron beam evaporation or other vacuum deposition methods. In this study, we modified this liquid-based catalyst deposition method to pattern electrode structures, from which VA-SWNT electrodes and in-plane SWNT channels were simultaneously grown.

The fabrication scheme is illustrated in Fig. 1. A thermally oxidized *p*-type Si substrate (*t*ox: 50 nm) was subjected to oxygen plasma to obtain a clean, hydrophilic surface. This was then submerged into an octadecyltrichlorosilane (OTS)/toluene solution to form an OTS-SAM. A positive-type photoresist (AZ P4400) was spin-coated onto the hydrophobic SAM, which was then patterned by standard processes photolithography (exposure and development). To remove the SAM in the exposed areas, descumming (100 W, 100 Pa) was performed for 3 min, after which the substrate was washed by acetone and isopropyl alcohol to dissolve any residual resist. The result was a Si substrate with precisely patterned hydrophobic and hydrophilic regions. Catalyst was loaded onto the hydrophilic areas of the patterned substrate by dip-coating, and



Figure 1 Process steps for all-SWNT FET fabrication: (a) Octadecyltrichrolosilane self-assembled monolayer (OTS-SAM) is formed on an oxidized Si substrate (t_{ox} : 50 nm); (b) photoresist is spin-coated onto the SAM and patterned by photolithography; (c) SAM is selectively removed by exposure to oxygen plasma; (d) removal of photoresist by acetone reveals patterned hydrophobic and hydrophilic regions on the substrate; (e) catalyst is selectively loaded onto hydrophilic regions by dip-coating, and SWNTs are obtained in these regions after synthesis by alcohol CVD.

SWNTs were synthesized by the typical alcohol CVD process [25-29]. Details regarding the experimental procedure are described in the last section.

SEM images of the resulting SWNT-FETs are shown in Fig. 2. The dark regions in Fig. 2(a) correspond to regions in which the SAM was removed by exposure to oxygen plasma. One of these regions is shown in the inset. The well-defined electrodes consist of VA-SWNTs, and are connected by one or two SWNTs crossing the channel [Fig. 2(b)]. Switchable current paths are formed when these SWNTs are semiconducting, yet the OFF current is not depleted should these SWNTs happen to be metallic. probability The of forming а semiconducting channel is dependent on the channel dimensions. We obtained the best results for a 15 μ m channel width and 5 µm channel length, but our sample size is still rather small. Part of the electrode occasionally appears to be broken [Fig. S-1 in the Electronic Supplementary Material (ESM)], however this is simply because the SWNTs in this region did not sustain vertical alignment. Such FETs perform

normally due to sufficient electrical connection through the fallen SWNTs, demonstrating the liberal tolerances in this fabrication method. Additionally, using VA-SWNT films as the electrodes offers two advantages. Firstly, VA-CNT bundles can be potentially useful for via interconnects [30-32]. Secondly, since the VA-SWNT films provide a very high surface area, the carrier transport properties may be tunable by adsorbing different molecules. We also note that the device was deliberately made to be large, but decreasing the size of the electrodes could reduce the overall footprint.

Resonance Raman spectra from the all-SWNT FETs are shown in Fig. 3. Spectra obtained from the electrode region (blue/upper spectrum in Fig. 3) clearly indicate the presence of SWNTs, which are identified from the G-band near 1590 cm⁻¹ and the radial breathing mode (RBM) peaks in the 100 to 300 cm⁻¹ range. A weak D-band near 1350 cm⁻¹ indicates that the SWNTs are of high quality [26]. Spectra obtained from SAM-covered regions (black/lower spectrum in Fig. 3) show no indications of SWNTs.



Figure 2 SEM images of (a) an array of all-SWNT FETs, and a SWNT-FET structure (magnified in inset). (b) The FET channel is formed by SWNTs on the surface, one or two of which make contact across the channel.

This is consistent with SEM observations (Fig. 2), which together demonstrate the efficacy of this technique for localized, site-selective SWNT synthesis. A sharp peak at 520 cm⁻¹ (marked by an asterisk) is attributed to the silicon wafer substrate, and an artifact from the excitation laser (also marked) is found near 100 cm⁻¹.

2.2 FET Characteristics

A schematic diagram of an all-SWNT FET is shown in Fig. 4(a). To characterize the fabricated devices, probes were directly contacted to the VA-SWNT arrays acting as source and drain electrodes. The contact resistance $(R_{\rm C})$ between the probe and the electrode is negligible because the contact area is considerably larger than that between the metallic VA-SWNT electrode array and the semiconducting SWNT channel. In addition, electrical conductance between SWNTs is dominated by resistance at SWNT-SWNT junctions [33,34]. Furthermore, since as-grown SWNTs include metallic tubes, the contact between the probe and the VA-SWNT array should be а low-resistance metallic-metallic (MM) connection rather than a metallic-semiconducting (MS) junction. This is discussed in more detail later. We note that attempting to short the probes by placing them on the same SWNT electrode resulted in a two-terminal resistance of several $k\Omega$ (Fig. S-2 in the ESM), which is much lower than the series resistance of the devices. The sheet resistance, however, is estimated to be much higher than conventional metal electrodes. We believe this can be reduced by chemical treatment [34,35], densification of the VA-SWNT electrodes [36] or use of another



Figure 3 Raman spectra obtained from the substrate regions where OTS had been removed (upper/blue line) and remained (lower/black line). RBM peaks are shown in the inset (excitation wavelength, 488 nm). Measurement locations are indicated on the optical image.

CVD technique [17].

A SEM image of the measured device (15 µm channel width, 5 µm channel length) is shown in Fig. 4(b). Based on the measured properties, we believe that the channel is formed by one nanotube contact between the electrodes. If this were not the case, the linear-scale transfer characteristics (Fig. S-3 in the ESM) should not be smooth, due to the different threshold voltages that depend on the different SWNT band-gaps. Typical p-type semiconducting properties were measured for this device, as shown in Figures 4(c) and 4(d). The output characteristics (ID-VDs) indicate the maximum ION reached -13 µA at V_{DS} = -10 V. The saturation I_{ON} is as good as ohmically Pd-contacted CNT-FETs [7], however the ON-state resistance (R_{ON}) is estimated to be ~370 k Ω , which is 10 times higher than for Pd-contacted devices. This difference is attributed to Schottky barriers at MS SWNT junctions [33]. As the highest reported ION is

approximately 4 µA for a Schottky barrier CNT-FET [37,38], the energy barrier limits electrical The conductivity the ON-state. electrical in conductance of our devices $(0.07e^2/h)$ would otherwise be much greater than that of a cross-linked MS junction [33], despite being obtained by a two-terminal measurement (conductance is generally underestimated using the two-terminal method).

One possible reason our device allows such a large *I*_{ON} is that the SWNT channel forms a bundle in the electrode region. Bundling is due to van der Waals interactions with other nanotubes [39,40], which involve large surface areas, thus reducing the contact resistance between SWNTs. It may be possible to reduce the contact resistance by increasing the extent of bundling, but this has not yet been attempted. Another possible explanation for the high current may be due to the use of as-grown SWNTs. The fabrication process reported here



Figure 4 Electrical characteristics of a typical all-SWNT FET: (a) Schematic diagram of a back-gated all-SWNT FET measurement; (b) corresponding SEM image of a characterized device with channel length of 5 μ m and electrode width of 15 μ m; (c) output characteristics of the device, which was operated at room temperature under ambient conditions. V_{GS} was applied from +10 V to -2 V with a -2 V step. The ON-state resistance (R_{ON}) is ~370 kΩ; (d) transfer characteristics of the same device taken at V_{DS} = -1 V. The I_{ON}/I_{OFF} ratio is 10⁶ and the subthreshold slope is 350 mV/decade.

includes no post-processing, essentially eliminating potential causes of damage to the SWNTs.

To summarize the transport characteristics: (i) *R*_{ON} is higher than in ohmically Pd-contacted CNT-FETs due to the presence of a Schottky barrier. However, (ii) our all-SWNT FETs show a large ON-state conductance (*G*_{ON}) compared with typical Schottky barrier CNT-FETs because of the large contact area between bundled SWNTs.

The transfer characteristics (ID-VGS) of our devices also show the Ion/IoFF ratio is more than 6 orders of magnitude at V_{DS} = -1 V, with a subthreshold slope (S $\partial V_{GS}/\partial \log I_D$) of ~350 mV/decade and a transconductance ($g_m = \partial I_D / \partial V_{GS}$) of 1.21 µS (Fig. S-3 in the ESM). These values of S and g_m are quite low even though the maximum IoN is relatively high, which may be due to the aforementioned Schottky barrier. In addition, hysteresis is observed in the forward (VGs: -10 to +10 V) and backward (VGs: +10 to -10 V) scan directions. We measured a slight current flow near V_{GS} = +10 V of the backward sweep, and the ambipolar characteristics appeared only when the gate voltage was swept from positive to negative. This electron injection into the SWNT channel is believed to be due to charge trapping at the substrate surface. When a positive back-gate bias is applied, negative charges are induced at the interface between the source and the oxide layer, which could lead to electron injection into the conduction band of the channel. Positive charges are similarly induced while in the negative bias regime on the forward sweep, but their contribution is significantly lower because trapped electrons at the interface at $V_{GS} > 0$ would be recombined with initially induced positive charges.

To demonstrate the advantage of our dip-coating method, we compare our all-SWNT FETs to conventional FETs fabricated using the same materials and identical SWNT synthesis conditions. Characterization of the SWNTs by SEM (Fig. S-4 in the ESM) and resonance Raman spectroscopy (Fig. S-5 in the ESM) indicate the SWNTs were very similar to those grown from dip-coated catalyst. Details on fabrication procedures and device performance can be found in the ESM. Unlike the all-SWNT FET, the conventionally fabricated FET showed considerable leak current at $V_{DS} = 0$ V [Fig. S-6(a) in the ESM], despite the same oxide layer

thickness of 50 nm. The primary difference between these two fabrication methods is the amount of metal deposited on the substrate (which is considerably more in the case of conventional fabrication). The significant leak current is suspected to be caused by metal migration into the substrate [41]. This could be prevented by reducing the amount of metal deposited, but controlling a metal layer less than 1 nm thick (which was used here) is very difficult using dry deposition methods. The dip-coating method used to fabricate the all-SWNT FET, however, is believed to deposit little more than a monolayer of metal on the surface, and the mobility of this metal is believed to be inhibited by interaction with coexisting metal oxides [42]. This comparison simultaneously demonstrates the difficulty of realizing metal-free FETs using conventional approaches and the feasibility if using the wet method reported here.

2.3 Inter-Nanotube Interfacial Structure

As briefly mentioned above, understanding of nanotube junctions is important in this study. According to the Schottky model (under ideal conditions, ignoring the existence of an interlayer gap) the Fermi level (E_F) of a SWNT electrode should be positioned at the mid-gap of the SWNT channel, as shown in Fig. 5(a). This is because the work functions of the SWNT channel and both SWNT electrodes are essentially the same (~4.8 eV) [43]. The transfer characteristics should therefore be ambipolar [44]. The results, however, show typical p-type unipolar characteristics (Fig. 4). This implies the existence of an interfacial dipole [44-46], which causes an abrupt potential drop at the interface between the SWNT electrodes and the SWNT channel [Fig. 5(b)]. Interfacial dipoles are usually caused by adsorption of oxygen or water molecules [44,45], and their presence is almost guaranteed because the measurements were performed in air under ambient conditions. This is also believed to be responsible for the considerable hysteresis [47] seen in Fig. 4(d). Such a shift of the SWNT electrode potentials may be useful for conversion of carrier transport to *n*-type conduction.



Figure 5 (a) An ideal interfacial diagram at the contact between SWNT electrode and SWNT channel. VL and $E_{\rm F}$ denote vacuum level and Fermi energy, while $E_{\rm C}$ and $E_{\rm V}$ indicate the conduction and valence band edges, respectively. (b) An interfacial diagram with a VL shift of Δ due to the presence of an interfacial dipole.

3. Conclusions

In conclusion, we have demonstrated simple fabrication of all-SWNT FETs utilizing catalyst localization by surface functionalization. The combination of a self-assembled monolayer with a standard photoresist was used to pattern precisely defined hydrophobic and hydrophilic regions on a substrate, which determined the location of dip-coated catalyst and thus SWNT growth. This approach is both simple and scalable, and is expected to afford a variety of all-SWNT devices in the future. We are also hopeful that all-SWNT devices, including the all-SWNT FETs presented here, could be the key to realizing future metal-free electronics.

Experimental

OTS-SAM Formation. A Si substrate was firstly subjected to oxygen plasma (100 W, 100 Pa) for

ashing of organic contaminants, and was then immersed for 15 min in a toluene-OTS solution to form a hydrophobic SAM on the surface. The volumetric ratio of toluene to OTS was 500 to 1.

Catalyst Preparation and SWNT Synthesis. A Co/Mo acetate solution (0.01 wt% of each metal species dissolved in ethanol) was prepared for dip-coating. The patterned substrate was submerged into the solution for 1 min and was withdrawn at 4 cm/min. The catalyst was oxidized by annealing the dip-coated substrate in air at 400 °C, and was later reduced in a flowing Ar/H₂ mixture (3% H₂, 300 sccm flow rate, 40 kPa) during heating of the CVD chamber. When the chamber reached 800 °C, the Ar/H₂ flow was stopped and SWNTs were synthesized by supplying ethanol vapor at 1.3 kPa (10 Torr) for 10 min.

Device Characterization. After SWNT synthesis, the as-grown devices were characterized by a semiconductor parameter analyzer system (Agilent 4156C), resonance Raman spectroscopy (excitation wavelength, 488 nm), and scanning electron microscopy (SEM, acceleration voltage 1 kV). The Si substrate was used as a back-gate electrode for measuring the FET properties.

Acknowledgements

Part of this work was financially supported by Grants-in-Aid for Scientific Research (19054003 and 22246023), NEDO (Japan), 'Development of Nanoelectronic Device Technology' of NEDO, and Global COE Program 'Global Center for Excellence for Mechanical Systems Innovation'. One of the authors (SA) was financially supported by a JSPS Fellowship (21-1436). This work is also supported by the VLSI Design and Education Center (VDEC), The University of Tokyo, in collaboration with Cadence Corporation.

Electronic Supplementary Material: Additional fabricated all-SWNT devices, sheet resistance estimate of VA-SWNT electrodes, additional FET properties, fabrication process of an all-SWNT FET

by conventional evaporation of Co thin film catalyst, SEM and Raman characterization of the synthesized SWNTs, and *I-V* characteristics of the resulting all-SWNT FET device are available in the online version of this article at http://dx.doi.org/10.1007/s12274-***_***_**.

References

- [1] Durkop, T.; Getty, S. A.; Cobas, E.; Fuhrer, M. S. Extraordinary mobility in semiconducting carbon nanotubes. *Nano Lett.* **2004**, *4*, 35-39.
- [2] Martel, R.; Wong, H.-S. P.; Chan, K.; Avouris, P. Carbon nanotube field effect transistors for logic applications. *Proc. IEDM* 2001, 159-161.
- [3] Appenzeller, J.; Lin, Y. M.; Knoch, J.; Avouris, Ph. Band-to-band tunneling in carbon nanotube field-effect transistors. *Phys. Rev. Lett.* **2004**, *93*, 196805.
- [4] Lu, Y.; Bangsaruntip, S.; Wang, X.; Zhang, L.; Nishi, Y.; Dai, H. DNA functionalization of carbon nanotubes for ultrathin atomic layer deposition of high κ dielectrics for nanotube transistors with 60 mv/decade switching. *J. Am. Chem. Soc.* **2006**, *128*, 3518-3519.
- [5] Weitz, R. T.; Zschieschang, U.; Effenberger, F.; Klauk, H.; Burghard, M.; Kern, K. High-performance carbon nanotube field effect transistors with a thin gate dielectric based on a self-assembled monolayer. *Nano Lett.* **2007**, *7*, 22-27.
- [6] Javey, A.; Guo, J.; Wang, Q.; Lundstrom, M.; Dai, H. Ballistic carbon nanotube field-effect transistors. *Nature* 2003, 424, 654-657.
- [7] Tans, S. J.; Verschueren, A. R. M.; Dekker, C. Room-temperature transistor based on a single carbon nanotube. *Nature* 1998, 393, 49-52.
- [8] Martel, R.; Schmidt, T.; Shea, H. R.; Hertel, T.; Avouris, Ph. Single- and multi-wall carbon nanotube field-effect transistors. *Appl. Phys. Lett.* **1998**, *73*, 2447-2449.
- [9] Snow E. S.; Novak, J. P.; Campbell, P. M.; Park, D. Random networks of carbon nanotubes as an electronic material. *Appl. Phys. Lett.* **2003**, *82*, 2145-2147.
- [10] Kocabas, C.; Shim, M.; Rogers, J. A. Spatially selective guided growth of high-coverage arrays and random networks of single-walled carbon nanotubes and their integration into electronic devices. J. Am. Chem. Soc. 2006, 128, 4540-4541.
- [11] Zhou, W.; Ding, L.; Yang, S.; Liu, J. Orthogonal orientation control of carbon nanotube growth. J. Am. Chem. Soc. 2010, 132, 336-341.
- [12] Cao, Q.; Zhu, Z-T.; Lemaitre, M. G.; Xia, M-G.; Shim, M.; Rogers, J. A. Transparent flexible organic thin-film transistors that use printed single-walled carbon nanotube electrodes. *Appl. Phys. Lett.* **2006**, *88*, 113511.
- [13] Tsai, T. Y.; Lee, C. Y.; Tai, N. H.; Tuan, W. H. Transfer of patterned vertically aligned carbon nanotubes onto plastic substrates for flexible electronics and field emission devices. *Appl. Phys. Lett.* **2009**, *95*, 013107.
- [14] Buia, C; Buldum, A; Lu, J. P. Quantum interference effects

in electronic transport through nanotube contacts. *Phys. Rev. B* 2003, 67, 113409.

- [15] Garrett, M. P.; Ivanov, I. N.; Gerhardt, R. A.; Puretzky, A. A.; Geohegan, D. B. Separation of junction and bundle resistance in single wall carbon nanotube percolation networks by impedance spectroscopy. *Appl. Phys. Lett.* **2010**, *97*, 163105.
- [16] Jang, S.; Jang, H.; Lee, Y.; Suh, D.; Baik, S.; Hong, B. H.; Ahn, J. H. Flexible, transparent single-walled carbon nanotube transistors with graphene electrodes. *Nanotechnology* **2010**, *21*, 425201.
- [17] Kaskela, A.; Nasibulin, A. G.; Timmermans, M. Y.; Aitchison, B.; Papadimitratos, A.; Tian, Y.; Zhu, Z.; Jiang, H.; Brown, D. P.; Zakhidov, A.; Kauppinen, E. I. Aerosol-synthesized SWCNT networks with tunable conductivity and transparency by a dry transfer technique. *Nano Lett.* **2010**, *10*, 4349-4355.
- [18] Ren, Z. F.; Huang, Z. P.; Wang, D. Z.; Wen, J. G.; Xu, J. W.; Wang, J. H.; Calvet, L. E.; Chen, J.; Klemic, J. F.; Reed, M. A. Growth of a single freestanding multiwall carbon nanotube on each nanonickel dot. *Appl. Phys. Lett.* **1999**, *75*, 1086-1088.
- [19] Franklin, N. R.; Li, Y.; Chen, R. J.; Javey, A.; Dai, H. Patterned growth of single-walled carbon nanotubes on full 4-inch wafers. *Appl. Phys. Lett.* 2001, *79*, 4571-4573.
- [20] Huang, S.; Dai, L.; Mau, A.W.H. Controlled fabrication of large-scale aligned carbon nanofiber/nanotube patterns by photolithography. *Adv. Mater.* 2002, *14*, 1140-1143.
- [21] Wei, B. Q.; Vajtai, R.; Jung, Y.; Ward, J.; Zhang, R.; Ramanath, G.; Ajayan, P. M. Organized assembly of carbon nanotubes. *Nature* **2002**, *416*, 495-496.
- [22] Xiang, R.; Wu, T.; Einarsson, E.; Suzuki, Y.; Murakami, Y.; Shiomi, J.; Maruyama, S. High-precision selective deposition of catalyst for facile localized growth of single-walled carbon nanotubes. J. Am. Chem. Soc. 2009, 131, 10344-10345.
- [23] Soh, H. T.; Quate, C. F.; Morpurgo, A. F.; Marcus, C. M.; Kong, J.; Dai, H. Integrated nanotube circuits: controlled growth and ohmic contacting of single-walled carbon nanotubes. *Appl. Phys. Lett.* **1999**, *75*, 627-.629
- [24] Ohno, Y.; Iwatsuki, S.; Hiraoka, T.; Okazaki, T.; Kishimoto, S.; Maezawa, K.; Shinohara, H.; Mizutani, T. Position-controlled carbon nanotube field-effect transistors fabricated by chemical vapor deposition using patterned metal catalyst. *Jpn. J. Appl. Phys.* 2003, *42*, 4116-4119.
- [25] Murakami, Y.; Miyauchi, Y.; Chiashi, S.; Maruyama, S. Direct synthesis of high-quality single-walled carbon nanotubes on silicon and quartz substrates. *Chem. Phys. Lett.* 2003, 377, 49-54.
- [26] Maruyama, S.; Kojima, R.; Miyauchi, Y.; Chiashi, S.; Kohno, M. Low-temperature synthesis of high-purity single-walled carbon nanotubes from alcohol. *Chem. Phys. Lett.* 2002, *360*, 229-234.
- [27] Murakami, Y.; Chiashi, S.; Miyauchi, Y.; Hu, M. H.; Ogura, M.; Okubo, T.; Maruyama, S. Growth of vertically aligned single-walled carbon nanotube films on quartz substrates and their optical anisotropy. *Chem. Phys. Lett.* **2004**, *385*, 298-303.
- [28] Maruyama, S.; Einarsson, E.; Murakami, Y.; Edamura, T.

Growth process of vertically aligned single-walled carbon nanotubes. *Chem. Phys. Lett.* **2005**, *403*, 320-323.

- [29] Einarsson, E.; Kadowaki, M.; Ogura, K.; Okawa, J.; Xiang, R.; Zhang, Z.; Yamamoto, Y.; Ikuhara, Y.; Maruyama, S. Growth mechanism and internal structure of vertically aligned single-walled carbon nanotubes. *J. Nanosci. Nanotechnol.* **2008**, *8*, 6093-6098.
- [30] Kreupl, F.; Graham, A. P.; Duesberg, G. S.; Steinhögl, W.; Liebau, M.; Unger, E.; Hönlein, W. Carbon nanotubes in interconnect applications. *Microelectron. Eng.* 2002, 64, 399-408.
- [31] Nihei, M.; Kawabata, A.; Kondo, D.; Horibe, M.; Sato, S.; Awano, Y. Electrical properties of carbon nanotube bundles for future via interconnects. *Jpn. J. Appl. Phys.* 2005, 44, 1626-1628.
- [32] Wang, T.; Jeppson, K.; Olofsson, N.; Campbell, E. E. B.; Liu, J. Through silicon vias filled with planarized carbon nanotube bundles. *Nanotechnology* **2009**, *20*, 485203.
- [33] Fuhrer, M. S.; Nygård, J.; Shih, L.; Forero, M.; Yoon, Y. G; Mazzoni, M. S. C.; Choi, H. J.; Ihm, J.; Louie, S. G; Zettl, A.; McEuen, P. L. Crossed nanotube junctions. *Science* 2000, 288, 494-497.
- [34] Nirmalraj, P. N.; Lyons, P. E.; De, S.; Coleman, J. N.; Boland, J. J. Electrical connectivity in single-walled carbon nanotube networks. *Nano Lett.* **2009**, *9*, 3890-3895.
- [35] Geng, H. Z.; Kim, K. K.; So, K. P.; Lee, Y. S.; Chang, Y.; Lee, Y. H. Effect of acid treatment on carbon nanotube-based flexible transparent conducting films. J. Am. Chem. Soc. 2007, 129, 7758-7759.
- [36] Futaba, D. N.; Hata, K.; Yamada, T.; Hiraoka, T.; Hayamizu, Y.; Kakudate, Y.; Tanaike, O.; Hatori, H.; Yumura, M.; Iijima, S. Shape-engineerable and highly densely packed single-walled carbon nanotubes and their application as super-capacitor electrodes. *Nat. Mater.* 2006, *5*, 987-994.
- [37] Martel, R.; Derycke, V.; Lavoie, C.; Appenzeller, J.; Chan, K. K.; Tersoff, J.; Avouris, Ph. Ambipolar electrical transport in semiconducting single-wall carbon nanotubes. *Phys. Rev. Lett.* **2001**, *87*, 256805.
- [38] Wind, S. J.; Appenzeller, J.; Martel, R.; Derycke, V.; Avouris, Ph. Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes. *Appl. Phys. Lett.* **2002**, *80*, 3817-3819.
- [39] Homma, Y.; Takagi, D.; Kobayashi, Y. Suspended architecture formation process of single-walled carbon nanotubes. *Appl. Phys. Lett.* **2006**, *88*, 023115.
- [40] Abrams, Z. R.; Hanein, Y. Tube-tube and tube-surface interactions in straight suspended carbon nanotube structures. J. Phys. Chem. B 2006, 110, 21419-21423.
- [41] Xiang, R.; Luo, G.; Yang, Z.; Zhang, Q.; Qian, W.; Wei, F. Temperature effect on the substrate selectivity of carbon nanotube growth in floating chemical vapor deposition. *Nanotechnology* 2007, 18, 415703.
- [42] Hu, M. H.; Murakami, Y.; Ogura M.; Maruyama, S.; Okubo T. Morphology and chemical state of Co-Mo catalysts for growth of single-walled carbon nanotubes vertically aligned on quartz substrates. *J. Catal.* 2004, 225, 230-239.
- [43] Suzuki, S.; Bower, C.; Watanabe, Y.; Zhou, O. Work

functions and valence band states of pristine and Cs-intercalated single-walled carbon nanotube bundles. *Appl. Phys. Lett.* **2000**, *76*, 4007-4009.

- [44] Heinze, S.; Tersoff, J.; Martel, R.; Derycke, V.; Appenzeller, J.; Avouris, Ph. Carbon nanotubes as Schottky barrier transistors. *Phys. Rev. Lett.* 2002, *89*, 106801.
- [45] Ishii, H.; Sugiyama, K.; Ito, E.; Seki, K. Energy level alignment and interfacial electronic structures at organic/metal and organic/organic interfaces. *Adv. Mater*. 1999, 11, 605-625.
- [46] Nosho, Y.; Ohno, Y.; Kishimoto, S.; Mizutani, T. n-type carbon nanotube field-effect transistors fabricated by using Ca contact electrodes. *Appl. Phys. Lett.* 2005, *86*, 073105.
- [47] Kim, W.; Javey, A.; Vermesh, O.; Wang, Q.; Li, Y.; Dai, H. Hysteresis caused by water molecules in carbon nanotube field-effect transistors. *Nano Lett.* 2003, *3*, 193-198.

Electronic Supplementary Material

Facile Fabrication of All-SWNT Field-Effect Transistors

Shinya Aikawa^{1,2}, Rong Xiang^{1,†}, Erik Einarsson^{1,3}, Shohei Chiashi¹, Junichiro Shiomi¹, Eiichi Nishikawa², and Shigeo Maruyama¹(\boxtimes)

¹ Department of Mechanical Engineering, The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113-8656, Japan

² Department of Electrical Engineering, Tokyo University of Science, 1-3 Kagurazaka, Shinjuku-ku, Tokyo 162-8601, Japan

³ Global Center of Excellence for Mechanical Systems Innovation, The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113-8656, Japan

[†] Present address: HKUST-SYSU Joint Laboratory of Nano Materials and Technology, State Key Laboratory of Optoelectronic Materials and Technologies, School of Physics and Engineering, Sun Yat-Sen University, Guangzhou 510275, China

Supporting information to DOI 10.1007/s12274-****_** (automatically inserted by the publisher)

Additional Fabricated All-SWNT Devices, Sheet Resistance Estimate of VA-SWNT Electrodes, and FET Properties



Figure S-1 Part of the electrode on the right side seems to be broken due to insufficient vertical alignment. This device, however, performed normally and exhibited FET characteristics.

Address correspondence to Shigeo Maruyama, maruyama@photon.t.u-tokyo.ac.jp



Figure S-2 Sheet resistance of an SWNT electrode by two-terminal measurement. (a) Schematic diagram of measurement setup. (b) The *I-V* curves denoted by 1^{st} , 2^{nd} , and 3^{rd} were measured on different electrode pads. The average resistance is roughly estimated to be 5 k Ω .



Figure S-3 Transfer characteristics (linear-scale) of the measured all-SWNT FET shown in Figure 4.

All-SWNT FET Fabricated by Evaporation of Co Thin-Film Catalyst

A thermally oxidized *p*-type Si wafer (t_{ox} : 50 nm) was used as a substrate. The catalyst pattern was made using a positive-type photoresist (AZ P4400), which was first spin-coated (4000 rpm, 40 s) over an adhesion layer of hexamethyldisilazane. UV exposure was performed for 8 s through the photomask after soft-bake (110 °C, 70 s). The substrate was soaked in 2.38% tetramethylammonium hydroxide (TMAH) for 3 min to

develop the exposed resist, and then followed by a hard-bake for 2 min at 120 °C. Residual resist in the pattern was removed by descuming (O₂: 100 Pa, RF: 100 W). The Co catalyst for SWNT growth was deposited as a thin film (thickness: 1 nm) using a thermal evaporator (ULVAC VPC-260F) with a quartz crystal thickness meter (CRTM-6000); excess metal was lifted off by dissolving the resist in acetone. After washing with isopropanol, the substrate was inserted into the CVD chamber for SWNT synthesis. The CVD conditions were the same as described in the main text. The Si substrate was used as a back-gate electrode for measuring *I-V* characteristics.

SEM and Raman Characterization

Patterned SWNT growth resulting from the above process is shown in Figure S-4(a). As has been demonstrated in many previous reports [S1-S4], this lithographic patterning obtained site-selective growth of CNTs. Figure S-4(b) shows that some SWNTs bridged the gap between the SWNT electrodes. Figure S-5 shows a resonance Raman spectrum from the SWNT area. A strong G-band (1590 cm⁻¹) and RBM peaks (100 – 300 cm⁻¹) confirm the presence of SWNTs.



Figure S-4 SEM images of patterned growth of SWNTs from a deposited Co thin film: (a) Low magnification image of electrodes; (b) Magnification of the gap region in (a). Scale bar is 10 µm.



Figure S-5 Resonance Raman spectrum taken from the SWNT growth region in Figure S-3. RBM peaks, indicating the presence of SWNTs, are shown in the inset. The sharp peak near 500 cm⁻¹ (marked by an asterisk) is due to bulk Si. The excitation wavelength is 488 nm.

I-V Characteristics

To measure the *I-V* properties, contact probes were directly approached to the SWNT pads and *V*_{DS} and *V*_{GS} were swept from +2.5 V to -2.5 V and from +10 V to -10 V respectively; a -2 V step was used in both cases. Figure S-6(a) shows a schematic cross-section diagram of an all-SWNT FET grown from a Co thin film. Output characteristics are shown in Figure S-6(b). A leak current was clearly observed at $V_{DS} = 0$ V for all measured devices. Despite the insulating nature of the SiO₂ layer, current from the drain (D) to the gate (G) was detected. In Figure S-6(c), the symmetric dependence of drain current (*I*_D) and the gate current (*I*_G) on *V*_{DS} indicate measurement of the same current flowing in opposite direction, hence the leak current is leaking through the oxide layer.



Figure S-6 Electrical characteristics of the all-SWNT FET synthesized from Co thin-film catalyst operated at ambient conditions: (a) Schematic diagram of the back-gated all-SWNT FET (V_{DS} = 0); (b) Output characteristics of the device. V_{CS} was applied from 10 V to -10 V with -2 V steps; (c) I_{C} vs. V_{DS} plot of the device.

References

[S1] Ren, Z. F.; Huang, Z. P.; Wang, D. Z.; Wen, J. G.; Xu, J. W.; Wang, J. H.; Calvet, L. E.; Chen, J.; Klemic, J. F.; Reed, M. A. Growth of a single freestanding multiwall carbon nanotube on each nanonickel dot. *Appl. Phys. Lett.* **1999**, *75*, 1086-1088.

[S2] Franklin, N. R.; Li, Y.; Chen, R. J.; Javey, A.; Dai, H. Patterned growth of single-walled carbon nanotubes on full 4-inch wafers. *Appl. Phys. Lett.* **2001**, *79*, 4571-4573.

[S3] Huang, S.; Dai, L.; Mau, A.W.H. Controlled fabrication of large-scale aligned carbon nanofiber/nanotube patterns by photolithography. *Adv. Mater.* **2002**, *14*, 1140-1143.

[S4] Wei, B. Q.; Vajtai, R.; Jung, Y.; Ward, J.; Zhang, R.; Ramanath, G.; Ajayan, P. M. Organized assembly of carbon nanotubes. *Nature* **2002**, *416*, 495-496.